

# C H I P S



#### Intel Tofino2 – A 12.9Tbps P4-Programmable Ethernet Switch

Anurag Agrawal & Changhoon Kim

Intel Corporation

#### **Notices and Disclaimers**

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available security updates. See backup for configuration details. No product or component can be absolutely secure.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.





#### Why do we need Programmable Switches?

## "Future Computing Platforms Critically Require More Efficient, More Reliable, and More Flexible Networks"

Amin Vahdat – Engineering Fellow and Vice President – Google [ONF 2019]

Data plane programmability is critical to enable rapid innovation/experimentation to:

- Supports large scale disaggregation
- Non-blocking BW and "zero queuing" with new end-toend congestion controls
- End-to-end visibility through data plane telemetry
- Application (load) aware networking

• In network processing



#### **Conventional Wisdom Against Designing One**

Needs a Paradigm Shift

intel

"Programmable switches are 10 -100x slower than fixed-function switches. They cost more and consume

more power."

—Conventional Wisdom



#### **Our Observation**

#### Single Chip Switch Silicon Area Distribution



#### Only ~30% silicon needed <u>Significant Attention</u>

SRAM/TCAM make up large part of forwarding logic (Same for fixed or programmable design)

Even if logic increase by  $2x \rightarrow \sim 20-25\%$  overall increase in chip Area/Power (not 10x)





## **PISA: Protocol Independent Switch Architecture**









## **Intel Tofino Proof Point**

	P4 Programmable "Tofino"	Fixed Function ASIC	Benefits of P4-programmability
Technology	16nm	16nm	
L2/L3 Throughput	6.5Tb/s	6.4Tb/s	
Number of 100G Ports	64	64	
Availability	Yes	Yes	
Max Forwarding Rate	4.8B packets per sec	4.2B packets per sec	14% Greater Performance
Max 25G/10G Ports	256/258	128/130	
Programmability	Yes (P4)	No	
Typical System Power draw	4.2W per port	4.9W per port	14% Lower Power
Large Scale NAT	Yes (100k)	No	
Large scale stateful ACL	Yes (100k)	No	
Large Scale Tunnels	Yes (192k)	No	
Packet Buffer	Unified	Segmented	Better Burst Absorption
Segment Rtg/Bare Metal	Yes/Yes	No/No	
LAG/ECMP Hash Algorithm	Full entropy, programmable	Hash seed, reduced entropy	
ECMP	256 way	128 way	
<b>Telemetry and Analytics</b>	Line-rate per flow stats	Sflow (Sampled)	Real-time Visibility

....





**Can This Be Repeated?** 

#### Was Tofino just a fluke?

Is there an evidence that switches can be programmable and meet speeds & feeds?





## Intel Tofino2: The 2<sup>nd</sup> Generation of PISA



- 260x 56G SERDES
- PCle Gen3 x4

#### Performance

• 12.9Tb/s & 6B pkt/s of throughput

#### More Programmable PISA

• Fully programmable in P4 with more resources

#### **Unified Traffic Manager**

Larger unified packet buffer

#### Power

Significant better performance/watt

#### **Industry-leading Process Node**

7nm Technology



More processing per packet, More efficiency, Better QoS & Enhanced Advance applications



# Intel Tofino2: Multi-die Package

#### Package

- 2.5D CoWoS Packaging
- 260 lanes of 56G-PAM4 SerDes Tiles (x4)
- PCIe Gen3 x4 lanes

#### Switch Die

- 4 Pipe x 3200Gb/sec/pipe Architecture
- 64MB Unified Packet Buffer
- 400G MACs (32x) + 100G MAC (1x)
  - Highest Radix as 256x10/25/50GE, 128x100GE, 64x200GE, 32x400GE
- Gen3 x4 PCIe Interface, GPIOs
- 7nm FF TSMC

intel



Parallel Source Synchronous bus per SerDes lane



## Intel Tofino2: Match-Action Unit (MAU)

- New VLIW instructions, Multiple instructions per table
- Enhanced Stateful ALU capabilities
  - Max/min selection, 16b signed divide, learning/match, and more
- HW learning and Stateful FIFO/Stack primitives





# Intel Tofino2: Traffic Manager

- Non-blocking any-to-any communication
  - Radix: 32x400GE ... 256x50GE
- ~25Tb/s of write and read from 4 pipes
  - Like a 25000 bits wide memory accessed at 1 GHz
- ~6B pkt/s of enqueue & dequeue operations
- 128Q per 400G port with Hierarchical-QoS
  - 1.68ns for 64B packet @ 400G
- Exporting rich metadata to forwarding pipeline





#### Intel Tofino2: Traffic Manager Metadata to Ingress Pipe



- Egress queues' info at all ingress pipes
- Control plane configures queues to monitor

• Use Cases:

....

- Congestion-aware routing
- Congestion Notification from ingress





# Co-packaged Optics (CPO) Demonstration at 12.9Tb/s

#### **March 2020 Demonstration**

- Intel Tofino2 P4-programmable Ethernet switch co-packaged with integrated photonic engines
- Fully functional switch demonstrating 400G Ethernet traffic interoperability
- Compliant with applicable standards for I/O interfaces







https://newsroom.intel.com/news/intel-demonstrates-industry-first-co-packaged-optics-ethernet-switch/

## **How Is Programmability Used?**

1. Data-plane Telemetry and Real-time Control























#### **The Network Should Answer These Questions**

- "Which path did my packet take?"
- 2 "Which rules did my packet follow?"
  - "How long did it queue at each switch?"
- 4 "Who did it share the queues with?"

3

- BAREFOOT NETWORKS BENT100840 TABAS PANSA BE BE 2133-FR01 KOREA
- Intel Tofino<sup>™</sup> + Deep Insight<sup>™</sup> can answer all four questions. At full line rate. Without generating any additional packets!





#### **Flow Reporting: INT-MD Mode**







### **Flow Reporting: INT-XD Mode**

#### Increase of report-traffic volume is marginal!







## Viewing Microbursts (to the nanosecond)



#### **17 Affected Flows**

**intel** 

Flow	kB in Queue	% of Queue Buildup	Packet Drops
10.32.2.2:46380 -> 10.36.1.2:5101 TCP	3282	29	0
10.32.2.2:46374 -> 10.36.1.2:5101 TCP	3073.5	27	25
10.32.2.2:46386 -> 10.36.1.2:5101 TCP	2092.5	18	27
10.32.2.2:46388 -> 10.36.1.2:5101 TCP	1456.5	13	0
10.32.2.2:46390 -> 10.36.1.2:5101 TCP	1227	11	36
10.32.2.2:46372 -> 10.36.1.2:5101 TCP	45	0	0
10.32.2.2:46392 -> 10.36.1.2:5101 TCP	37.5	0	39
10.35.1.2:34256 -> 10.36.1.2:5102 TCP	34.5	0	0



## **HPCC: INT-based High Precision Congestion Control**

Published at SIGCOMM 2019 by Alibaba, Harvard, Univ. of Cambridge, and MIT

Using INT as explicit and precise feedback

- Very fast convergence via MIMD (multiplicative increase & multiplicative decrease)
- Near-zero queue
- Few parameters







#### **Key Benefits of HPCC:**

Extremely Low Latency And Very High Throughput At The Same Time







# How Is Programmability Used? 2. Accelerating Apps Beyond Networking







# **Accelerating DNN Training**

- Training over huge data requires distributed processing
- With faster workers, sharing learned parameters becomes a bottleneck



#### **ResNet 269 (Sec/Iteration)**





# SwitchML: Streaming Aggregation via Switches



#### **Combined Switch-NIC Architecture**

**inte**l





#### **How Much Faster is SwitchML?**

(intel)

SwitchML provides a speedup from <u>20% to 300%</u> compared to Tensorflow with NCCL (with direct GPU memory access)



**Combined Switch-NIC Architecture Leads To Innovations** 



