
LIGHTMATTER



Accelerating Al With Light


A photonics compute platform to address AI demands



- Lightmatter's *Mars* device accelerates AI workloads
- □ Core computations performed optically using silicon photonics
- □ Multi-chip solution to get the best of transistor and photonics technology
- Photonics provides unprecedented opportunities for performance and efficiency

Section 1 Motivation

Transistors aren't getting more efficient



Source: https://github.com/karlrupp/microprocessor-trend-data

89

⇒Chips are getting hotter

You can't use the whole chip at once

Clock Frequency Saturation


Performance per core is limited

400 Watts <u>per chip package</u> is a practical limit

Exotic Cooling Solutions

Expensive

Two Distinct Eras of Compute Usage in Training AI Systems




89

Section 2 Photonics Core

Why photonics?

Fundamental benefits independent of process node



Optical data transport

Less energy spent moving data

Optical tensor core

Higher clock frequency, less energy, same size, lower latency


Parallel Processing

Wavelength- and polarization-division multiplexing. N processors, 1 physical resource.

	Photonics	Electronics	Improvement
Latency	100 ps	100 ns	10 ³
Bandwidth	20 GHz	2 GHz	10
Power	1 uW	1 mW	10 ³
Area	2500um ²	2500um ²	1


Optical data transport


Less energy spent moving data




10s of Watts just for passive data transport with electronics. ~Free with optics...and no length-dependent RC time constant!

Mach Zehnder Interferometer (MZI) Compute tile








MZIs provide observation of phase shift through interference

These become useful when you modulate the phase on Φ_1 and Φ_2



Programmable Phase Shifters

Need an electrically-controlled phase shift for MZI.
Some examples...
Thermal (slow, consumes static power)


- P/N junction (fast but large and lossy)
- Mechanical!

 Mars uses Nano Optical Electro Mechanical System (NOEMS)

- Waveguide bends with electrostatic charge
- Capacitance of the NOEMS stores the phase shift setting
 - Low loss

Actuation speed is 100's of MHz







Directional couplers combine input signals in pairs Phase shifters provide programmability $egin{bmatrix} i\sin\phi & -\cos\phi\ \cos\phi & -i\sin\phi \end{bmatrix}$

OV MAC computes a 2x2 matrix multiplied by a 1x2 vector


We just did a 2x2 MVP at the speed of light with near zero power! No RC delays, no dynamic power.



Data Conversion at Edges of Square




- □ Mars: 64 DACs and 64 ADCs for 4096 MAC operations
- $\square \quad \text{Performance scales with area} \leftarrow \text{like electronics}$
- $\Box \quad Power scales with sqrt(area) \leftarrow this is interesting!$



Parallel Processing

Wavelength- and polarization-division multiplexing. N processors, 1 physical resource.



1 Processor ⇒ 'N' Parallel Instances

Mars Photonics Core


- □ 64x64 Matrix * 64 element vector
 - □ 8K ops per "cycle"
- IGHz vector rate
- □ 50mW laser
- □ 8-bit signed operands
- 200ps latency
- □ 90nm standard photonics process
- □ 150mm²

Laser Coupling	Vector Encoders	64x64 Photonic Matrix	Weight Modulators	
	IO Ctl	Detectors		

Section 3 Digital System

Mars SoC

- 14nm custom ASIC
- **50**mm²
- Analog interfaces to Photonics Core
- **G** SRAM for weights and activations
- I/O interfaces
- Digital offloads:
 - □ Non-linearities (GELU, sigmoid etc.)
 - Scaling and accumulation




Digital Architecture

Buffer organization minimizes data movement


Heterogeneous on chip networks

Single fully synchronous pipeline scheduler




Activation Pipeline

- **Digital pipeline maintains operand locality**
- SRAM access minimized
- **True pipelining for small batch performance**
- Photonics outputs physically close to inputs




Weight Updates



- **Weights stored near MZI as charge**
- **G** Static power near zero
- **Computational dynamic power near zero**
- Dynamic power for weight update comparable to electronics
- **Batching saves SRAM/transport power**


Only pay for data conversion power, not compute

Power and Performance



3D Integration

- □ Low power compute allows stacking
- **G** Stacking reduces data movement
- **G** SRAM is closer to compute





Putting it all together ightarrow Software

Neural network model optimization and deployment

Interface with standard deep learning frameworks, compilers, and model exchange formats.


ML FRAMEWORKS					
^с РуТогсh	T Ens	sorFlow	ONNX	→	Host: ML Framework
Provides Services for					Compiler
Model	Compile & Execute	Debug	Profile		
Simulate the effects of model parameters on accuracy and performance	Map model to hardware Optimize model performance Execute generated code	Access intermediate state in the model under execution	Find and fix performance and resource bottlenecks		

Mars Accelerator

PCle

General-purpose Al inference acceleration. Photonics provides core compute.











- **Optical computing is here and focused on Al**
- Lightmatter's Mars chip leverages photonics for compute, electronics for activation and I/O
- **3D** stacking brings weights and activations closer to the compute core
- **G** Freedom in power budget allows larger devices and more SRAM